Free to browse, written at three depth levels, and updated as interview patterns shift. No sign-up required to start reading.
Interviews rarely stay at one level — so neither do our question banks.
Core definitions and concepts — what an interviewer expects you to know cold.
Using the concept in a design or verification context — "when would you use X over Y."
Real debug situations — the questions that separate rote learners from engineers who've shipped silicon.
The complete all-topic bank — digital electronics, CMOS, Verilog, RTL, verification, PD, STA, DFT.
Number systems, Boolean algebra, combinational & sequential circuits, timing.
RTL basics, blocking vs non-blocking, always blocks, synthesis-friendly coding.
OOP constructs, constrained-random, interfaces, coverage, and our largest bank.
FSMs, pipelining, clock domain crossing, low-power design intent.
ASIC flow end-to-end, from RTL to tape-out, and where each stage can fail.
Floorplanning, placement, routing, clock tree synthesis, sign-off checks.
Doping, PN junctions, fabrication, Moore's Law, FinFETs.
Adder architectures, FSM design, hazards, state minimization.
Microcontrollers, RTOS, interrupts, UART/SPI/I2C.
Our ebooks package each domain's questions into a focused, questions-only revision set.
Browse ebooks